

System clock

Bit time segment

Pipeline stage

Resynchronisation edge

Segment end

Sample request

RX Trigger 0

RX Trigger 1

Sync request

TX Trigger

